



IN THE CLAIMS:

Presented below are the amended claims in a clean, unmarked format.

sub
ES
C3
15. An apparatus comprising:

a instruction decoder to receive an unpack instruction;
a first source register to hold a first packed data having a first plurality of packed data elements including a first packed data element and a third packed data element;
a second source register to hold a second packed data having a second plurality of packed data elements including a second packed data element and a fourth packed data element;
a destination register to hold a third packed data;
a circuit coupled to the decoder to receive the first packed data from the first source register and the second packed data from the second source register and to unpack the first packed data and the second packed data responsive to the unpack instruction by copying the first packed data element into the destination register, copying the second packed data element into the destination register adjacent to the first packed data element, copying the third packed data element into the destination register adjacent to the second packed data element, and copying the fourth packed data element into the destination register adjacent to the third packed data element.

16. A digital processing apparatus comprising:

a decoder to receive an unpack control signal having an Intel integer opcode format comprising three or more bytes, a third byte of the three or more bytes permitting a first three-bit source register address and a second three-bit source-destination register address;

sub
ES

a first register to hold a first packed data having a first plurality of packed data elements including a first packed data element and a third packed data element, the first register corresponding to the first three-bit source register address;

a second register to hold a second packed data having a second plurality of packed data elements including a second packed data element and a fourth packed data element, the second register corresponding to the second three-bit source-destination register address;

CP

a circuit to receive the first packed data from the first register and the second packed data from the second register, and in response to the unpack control signal, to copy the first packed data element into the second register, copy the second packed data element into the second register adjacent to the first packed data element, copy the third packed data element into the second register adjacent to the second packed data element, and copy the fourth packed data element into the second register adjacent to the third packed data element.

17. The digital processing apparatus recited in Claim 16 wherein the decoder is further to receive the unpack control signal having an Intel integer opcode format as described in the "Pentium® Processor Family User's Manual," the Intel integer opcode format comprising three or more bytes, a first byte and a second byte of the three or more bytes permitting an operation code to specify an unpack operation interleaving low order packed byte elements, word elements or doubleword elements from the first and second packed data;

18. A computer system comprising:

a memory to hold an unpack instruction having an Intel integer opcode format comprising three or more bytes, one of the three or more bytes permitting a first three-bit source register address and a second three-bit source-destination register address;

Sub
E5

a storage device to hold software, the software configured to supply the unpack instruction to the memory for execution;

C2

a processor enabled to receive and decode the unpack instruction from the memory, the processor including: a first register corresponding to the first three-bit source register address to hold a first packed data having a first plurality of packed data elements including a first packed data element and a third packed data element, a second register corresponding to the second three-bit source-destination register address to hold a second packed data having a second plurality of packed data elements including a second packed data element and a fourth packed data element, and a circuit to receive the first packed data from the first register and the second packed data from the second register and to copy the first packed data element into the second register, copy the second packed data element into the second register adjacent to the first packed data element, copy the third packed data element into the second register adjacent to the second packed data element, and copy the fourth packed data element into the second register adjacent to the third packed data element.

19. A method comprising:

receiving an unpack instruction, said unpack instruction comprising an opcode field, a first field to indicate a first operand having a first plurality of data elements including a first data element and a second data element, and a second field to indicate a second operand having a second plurality of data elements including a third data element and a fourth data element, each of the first data element, the second data element, the third data element, and the fourth data element having a length of $N/2$ bits;

storing an unpacked data element having a length of N bits in response to said unpack instruction, said unpacked data element comprising the first data element but not the second data element of the first operand, and the third data element but not the fourth data element of the second operand.

20. The method recited in Claim 19 wherein the first data element is a low order data element of the first operand and the third data element is a low order data element of the second operand and the opcode field of the unpack instruction contains one of a set of operation codes to specify an unpack operation interleaving low order byte elements, word elements or doubleword elements from the first and the second pluralities of data elements.

C2
21. The method recited in Claim 20 wherein the opcode field of the unpack instruction contains one of a set of operation codes comprising the hexadecimal values 0F60, 0F61 and 0F62.

22. The method recited in Claim 20 wherein the first data element is a high order data element of the first operand and the third data element is a high order data element of the second operand and the opcode field of the unpack instruction contains one of a set of operation codes to specify an unpack operation interleaving high order byte elements, word elements or doubleword elements from the first and the second pluralities of data elements.

23. The method recited in Claim 22 wherein the opcode field of the unpack instruction contains one of a set of operation codes comprising the hexadecimal values 0F68, 0F69 and 0F6A.

Sub
E6
2
24. The apparatus of Claim 15, the unpack instruction having an Intel integer opcode format comprising three bytes, a third byte of the three bytes permitting a source register address and a source-destination register address.

Sub
Rel

³
25. The apparatus of Claim ²24, the source register address and the source-destination register address each consisting of three bits.

⁴
26. The apparatus of Claim ²24, the first source register corresponding to the source register address.

C3

⁵
27. The apparatus of Claim ²24, the second source register corresponding to the source-destination register address.

⁶
28. The apparatus of Claim ⁵27, the destination register corresponding to the source-destination register address.

⁷
29. The apparatus of Claim ²24 wherein the decoder further decodes the unpack instruction, a first byte and a second byte of the three bytes comprising an operation code specifying an unpack operation to interleave low order packed elements from the first and second packed data, the elements selected from the group consisting of byte elements, word elements and doubleword elements.

⁸
30. The apparatus of Claim ²24 further comprising:
a memory to hold the unpack instruction; and
a storage device to hold software, the software configured to supply the unpack instruction to the memory for execution.

sub
E6

9
31. The apparatus of Claim ~~30~~⁸, the instruction decoder to receive and decode the unpack instruction from the memory, the first source register corresponding to the source register address, the second source register corresponding to the source-destination register address.

10 9
32. The apparatus of Claim ~~31~~⁹, the destination register corresponding to the source-destination register address.

11 10
33. The apparatus of Claim ~~32~~¹⁰, the source register address and the source-destination register address each consisting of three bits.

12 1
34. The apparatus of Claim ~~33~~¹ wherein the first packed data element is a low order data element of the first packed data and the second packed data element is a low order data element of the second packed data and the unpack instruction comprises an opcode field to contain one of a set of operation codes to specify an unpack operation interleaving low order data elements from the first and the second pluralities of packed data elements, the opcode field specifying data elements selected from the group consisting of byte elements, word elements and doubleword elements.

13 12
35. The apparatus of Claim ~~34~~¹² wherein the opcode field of the unpack instruction contains one of a set of operation codes comprising the hexadecimal values 0F60, 0F61 and 0F62.

14 1
36. The apparatus of Claim ~~35~~¹ wherein the first packed data element is a high order data element of the first packed data and the second packed data element is a high order data element of the second packed data and the unpack instruction comprises an opcode field to contain one of a set of operation codes to specify an unpack operation interleaving high